White Paper: How to Optimize PCB finished in-board Trace Width to meet Impedance Requirement

White Paper: How to Optimize PCB finished in-board Trace Width to meet Impedance Requirement
White Paper: How to Optimize PCB finished in-board Trace Width to meet Impedance Requirement
0:43

Impedance matching in trace design may lead to problems such as signal reflections, crosstalk, and dissipation, which can affect the overall system performance and reliability. In design and manufacturing processes, characteristic impedance is prominent in even the slightest variations of any factors, which can deviate the intended impedance value, potentially resulting in unforeseen effects on the product.

Wiwynn conducted a series of experiments and analyzed various factors under proper process control. Based on the experimental results, it can be observed that the lateral etching amount of traces is influenced by copper spacing and thickness.

Register to Download the whitepaper!

 

White Paper: CAE-Assisted Cable Routing Methodology for High-Density Server Platforms

1 min read

White Paper: CAE-Assisted Cable Routing Methodology for High-Density Server Platforms

As AI server systems continue to scale rapidly in power and data throughput, cable density within server platforms has increased significantly....

Read More
White Paper: A Guideline for Direct Liquid Cooling Testing Platform

1 min read

White Paper: A Guideline for Direct Liquid Cooling Testing Platform

As server power density continues to increase in modern AI and high-performance computing applications, direct liquid cooling (DLC) has become a...

Read More
White Paper: Introduction to SPDM Attestation between BMC and EROT on AI server

White Paper: Introduction to SPDM Attestation between BMC and EROT on AI server

This whitepaper introduces SPDM attestation between a BMC and an External Root of Trust (EROT) on AI servers. It outlines SPDM prerequisites and the...

Read More