<img height="1" width="1" style="display:none;" alt="" src="https://px.ads.linkedin.com/collect/?pid=2569132&amp;fmt=gif">
Skip to the main content.
Sustainable Supply Chain
Innovation with Green Technology
Eco-Friendly Operation
Driven People with Shared Beliefs

1 min read

High Performance/Scalability Compute Accelerator with Latest PCIe Gen4 Technology

High Performance/Scalability Compute Accelerator with Latest PCIe Gen4 Technology

The fast development of AI deep learning and HPC applications increases demands for high performance and high scalability computing solutions to accelerate model training and data processing. To address the fast-growing market, Wiwynn unveiled the industry’s first PCIe Gen 4 enabled 4U disaggregated compute accelerator—XC200G2 at OCP US Summit 2018.

XC200G2 is a 19” 4U JBOG (Just a bunch of GPUs) supporting up to sixteen PCIe x16 accelerator cards, including GPUs, ASICs, and FPGA cards. Data centers can choose among various solutions to accelerate and optimize their workloads.

With Broadcom’s industry first PCIe Gen4 switch, the bandwidth is double the traditional PCIe Gen3 to provide high performance computing capability. XC200G2’s breakthrough air cooling and mechanical designs, on the other hand, sets the best performance free from thermal barriers.

In this whitepaper, we will detail the innovative designs and the performance test to help potential adopters understand how XC200G2 can assist data centers to optimize their workloads with remarkable performance, scalability and quality.

Leave your contact information to download the whitepaper.

White Paper: Anti-tilt Mechanism for Bare Die CPU

White Paper: Anti-tilt Mechanism for Bare Die CPU

The bare die CPU, as an innovative product design, offers significant advantages over traditional designs across various stages, including product...

Read More
White Paper: How to Optimize PCB finished in-board Trace Width to meet Impedance Requirement

White Paper: How to Optimize PCB finished in-board Trace Width to meet Impedance Requirement

Impedance matching in trace design may lead to problems such as signal reflections, crosstalk, and dissipation, which can affect the overall system...

Read More
White Paper: The Finite Element Analysis Methodology for Printed Circuit Board Assembly

White Paper: The Finite Element Analysis Methodology for Printed Circuit Board Assembly

Traditional approaches, such as Trace Mapping FEA, often encounter significant challenges due to uncertainties in material properties and high...

Read More