1 min read

White Paper: Architecture and Capabilities of Multi-Partition Boot

White Paper: Architecture and Capabilities of Multi-Partition Boot
White Paper: Architecture and Capabilities of Multi-Partition Boot
1:52

Multi-Partition Boot is a method for a computer system having Booting Units and a large quantity of Central Processing Units (CPUs). Initially, the Booting Unit determines the booting mode of the computer system, transmitting the subsequent booting signals to CPUs. After receiving the booting signals, CPUs enter the assigned booting mode: the Multi-CPU Booting Mode, or the Independent Booting Mode. In this paper, we focus on the architectures and capabilities of Multi-Partition Boot.

The whitepaper addresses a new idea of system booting collaboration to achieve high-speed computation and system risk spreading.

With the ever-increasing trend towards computations having high-efficiency such as cloud technology, Artificial Intelligence, etc., demands of computer systems and servers with high computation power are also increasing. A conventional computer system or server will use a central processing unit (CPU) with increased number of cores to improve the computation ability and data storage. However, since the data computation is centralized on one computer system or server, damage to the data may be a potential risk when some CPUs malfunction. Therefore, this critical issue in the field lies in the spread of system risks through improving computation performance in computer systems or servers.

From the aforementioned issue, Wiwynn researched into Multi-partition boot. Multi-partition boot supports both independent booting mode and multi-CPU booting mode. For independent booting mode, the CPUs work independently, preventing the whole system from breaking down completely, thus spreading the risk. For multi-CPU booting mode, the system can operate with numerous computing cores to achieve high performance computing. This invention provides systems with flexibility and efficiency.

Register to Download the whitepaper!

 

White Paper: Best Practices and Integration Strategies for XPU and 224Gbps in 3D Torus Rack-Level Topology

1 min read

White Paper: Best Practices and Integration Strategies for XPU and 224Gbps in 3D Torus Rack-Level Topology

This whitepaper explores the strategic advantages of 3D-Torus topology in meeting the escalating demands of large-scale AI and LLM workloads in...

Read More
White Paper: Innovative Two-Phase Cold Plate Solutions for Future High-Power AI Chips

1 min read

White Paper: Innovative Two-Phase Cold Plate Solutions for Future High-Power AI Chips

This white paper presents a comprehensive analysis of a two-phase cold plate cooling solution specifically designed for high-power chips. The system...

Read More
White Paper: The Lightweight Patterned Reinforced Chassis In Server Product

1 min read

White Paper: The Lightweight Patterned Reinforced Chassis In Server Product

This research presents an innovative approach to reducing server weight by replacing conventional thick chassis structures with thinner alternatives....

Read More